




PCT

(10) International Publication Number
WO 01/56921 A2

- Published:**
— *without international search report and to be republished upon receipt of that report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: VACUUM PACKAGE FABRICATION OF MICROELECTROMECHANICAL SYSTEM DEVICES WITH INTEGRATED CIRCUIT COMPONENTS



(57) Abstract: A method for vacuum packaging MEMS devices is provided that comprises forming a plurality of MEMS devices (12) on a device wafer (10). A first sealing ring (16) is formed surrounding one of the MEMS devices (12) and any associated mating pads (70). A plurality of integrated circuit devices (80) is formed on a lid wafer (30) where each integrated circuit device (80) has one or more associated mating pads (82) and one or more associated bonding pads (86). A plurality of second sealing rings (32) is formed on the lid wafer (30) where each of the second sealing rings (32) surrounds one of the integrated circuit devices (80) and any associated bonding pads (82). The second sealing ring (32) is positioned between the perimeter of the integrated circuit device (80) and the associated bonding pads (86). A sealing layer is formed on either each first sealing ring (16) or each second sealing ring (32). The device wafer (10) is mated with the lid wafer (30) in a vacuum environment to form a plurality of vacuum packages where each vacuum package encloses one or more of the MEMS devices (12) and one or more of the integrated circuit devices (80).

WO 01/56921 A2

VACUUM PACKAGE FABRICATION
OF MICROELECTROMECHANICAL SYSTEM DEVICES
WITH INTEGRATED CIRCUIT COMPONENTS

TECHNICAL FIELD OF THE INVENTION

This invention relates to integrated circuit fabrication, and more particularly, to a method for vacuum packaging microelectromechanical system devices with integrated circuit components during fabrication.

BACKGROUND OF THE INVENTION

Microelectromechanical systems (MEMS) are integrated micro devices or systems combining electrical and mechanical components. MEMS devices are fabricated using standard integrated circuit batch processing techniques. MEMS devices are used in many ways including sensing, controlling, and actuating on the micro scale. MEMS devices function individually or in arrays to generate effects on a macro scale.

Many MEMS devices require a vacuum environment in order to attain maximum performance. The vacuum package also provides protection and an optimal operating environment for the MEMS device. Examples of these MEMS devices are infrared MEMS such as bolometers and certain inertial MEMS such as gyros and accelerometers. Currently MEMS devices are individually packaged in vacuum compatible packages after fabrication and dicing of the MEMS device. Often, packaging costs of MEMS devices is 10 to 100 times the fabrication costs. These high packaging costs make it difficult to develop commercially viable vacuum packaged MEMS devices.

MEMS devices are fragile especially after dicing. Care must be taken in handling these devices, and

traditional integrated circuit fabrication machinery cannot adequately handle and protect MEMS devices. Therefore, special handling techniques have been developed to protect the MEMS devices until vacuum packaging has been completed. These special handling procedures add additional cost to the production of MEMS devices.

SUMMARY OF THE INVENTION

From the foregoing, a need has arisen for an improved method for vacuum packaging MEMS or similar devices with integrated circuit components during fabrication. In accordance with the present invention, an improved method for vacuum packaging MEMS or similar devices with integrated circuit components during fabrication is provided to substantially reduce disadvantages or problems associated with traditional methods of vacuum packaging MEMS or similar devices with integrated circuit components.

According to one embodiment of the present invention, there is provided a method for vacuum packaging MEMS devices that comprises forming a plurality of MEMS devices on a device silicon wafer with each MEMS device and any associated mating pads surrounded by one of a plurality of first sealing rings. Next, a plurality of integrated circuit devices are formed on a lid wafer where each of the plurality of integrated circuit devices has one or more mating pads corresponding in position to the associated mating pads coupled to the MEMS device to enable connection of the integrated circuit devices to the MEMS devices providing electrical connections there between. Next, a plurality of second sealing rings is formed on the lid wafer where each of the plurality of

second sealing rings surrounds one of the plurality of integrated circuit devices and the one or more mating pads coupled to the integrated circuit device. Each of the plurality of second sealing rings is positioned
5 between the perimeter of the integrated circuit device and one or more bonding pads coupled to the integrated circuit device. Next, a sealing layer is formed on either each of the plurality of first sealing rings or each of the plurality of second sealing rings. Next, the
10 device wafer is mated with the lid wafer in a vacuum environment to form a plurality of vacuum packages where each vacuum package encloses one or more of the plurality of MEMS devices and one or more of the integrated circuit devices.

15 The present invention provides various advantages over traditional vacuum packaging methods. One technical advantage of the present invention is that vacuum packaging is incorporated into the fabrication process of MEMS devices. Another technical advantage is the
20 elimination of individual MEMS vacuum packaging and individual die handling. Yet another advantage of the present invention is that all MEMS devices on a silicon wafer are vacuum packaged at one time during device fabrication, thereby significantly reducing the costs
25 associated with vacuum packaging MEMS devices. This reduction in costs should result in the development of commercially viable MEMS devices. Yet another advantage of the present invention is that MEMS devices are protected at an earlier stage in fabrication. Another
30 advantage is the ability to use traditional methods of handling integrated circuits after a MEMS device is vacuum packaged and diced. Still another advantage of the present invention is the ability to test all MEMS

devices after vacuum packaging but before dicing using traditional integrated circuit testing procedures. Other advantages may be readily ascertainable by those skilled in the art.

5

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawings:

10

FIGURE 1 is a top view of a silicon wafer having MEMS devices formed thereon;

15

FIGURE 2 is a top view of the silicon wafer of FIGURE 1 illustrating a sealing ring surrounding each MEMS device on the wafer;

FIGURE 3 is a top view of a single MEMS device illustrating the MEMS device, associated bonding pads, and the surrounding sealing ring;

20

FIGURE 4 is a cross section of a single MEMS device illustrating the various layers of the MEMS device;

FIGURE 5 is a top view of the patterned side of a silicon lid wafer;

FIGURE 6 is a cross section of the silicon lid wafer of FIGURE 5;

25

FIGURE 7 is a cross section of the lid wafer and the device wafer illustrating the mating process which results in vacuum packaged MEMS devices;

FIGURE 8 is a cross section of the lid wafer prior to formation of spacers on each of the lid sealing rings;

30

FIGURE 9 is a cross section of a lid wafer after formation of the spacers on each of the lid sealing rings;

FIGURE 10 is a schematic diagram of a portion of the lid wafer with a lid sealing ring and spacers formed thereon;

FIGURE 11 is a top view of the complete device wafer and lid wafer assembly after removal of the lid wafer area to expose bonding pads for testing devices in the wafer assembly;

FIGURE 12 is a schematic diagram of MEMS devices prepared for mating with another integrated circuit device;

FIGURE 13 is a schematic diagram of a semiconductor device prepared for mating with a MEMS device; and

FIGURE 14 is a flow chart illustrating the basic steps involved in wafer level vacuum packaging of MEMS devices.

DETAILED DESCRIPTION OF THE INVENTION

Infrared microelectromechanical systems (MEMS) devices and certain other inertial MEMS devices require a vacuum environment to attain maximum performance. For example, infrared microbolometers require an operating pressure of less than 10 millitorr to minimize thermal transfer from the detector elements to the substrate and package walls. Thus, vacuum compatible materials processes and equipment must be used. Infrared devices also require an optically transparent cover. These packaging requirements translate to high labor and capital expense and present a significant cost barrier to commercially viable MEMS devices. MEMS device packaging costs are usually ten to one hundred times the basic device fabrication cost even in reasonably high volume.

The solution to high packaging costs is to eliminate the traditional individual vacuum packaging of a

completed die. In accordance with the present invention, this is achieved by moving the packaging step into the wafer fabrication area. A lid wafer is aligned and mounted to the device wafer with an annular seal ring of solder, or other sealing material, forming an enclosed cell at each die location. This lid attachment process is completed in a vacuum environment, leaving each MEMS device in a vacuum cell. Interconnects are brought out under the solder seal ring and are isolated by a dielectric layer.

Referring to FIGURE 1, a silicon device wafer is generally indicated at 10. Silicon device wafer 10 is a standard substrate used for fabrication of integrated circuit devices, MEMS devices or similar devices.

However, any suitable substrate material may be used.

For example, a substrate material with integrated circuit readout devices embedded therein may be used as device wafer 10. Silicon device wafers usually have many MEMS devices 12 formed thereon using traditional methods of integrated circuit fabrication. Although the present embodiment of the invention is discussed in terms of vacuum packaging for MEMS devices, the method may be used for vacuum packaging of any integrated circuit device, or similar device, formed on a substrate material and

contained within a vacuum package. Each MEMS device 12 usually has one or more associated bonding pads 14.

Bonding pads 14 provide the electrical connections to MEMS device 12. In FIGURE 1, each MEMS device 12 has two associated bonding pads 14. Although the present

embodiment is discussed in terms of having bonding pads on one side of MEMS device 12, the bonding pads could exist on one or more sides of MEMS device 12 depending upon the specific application for, and design of, MEMS

device 12. As stated above, MEMS device 12 could be a MEMS device or other micro-device formed on a suitable substrate and benefitting from a vacuum package. The term micro-device is used herein to refer to these devices including integrated circuit devices, MEMS devices, or similar devices.

Referring to FIGURE 2, device wafer 10 is illustrated having MEMS devices 12 and associated bonding pads 14. In order to create an individual vacuum package over each MEMS device 12 on device wafer 10, sufficient area must be left in order to place a sealing ring 16 around each MEMS device 12. Sealing ring 16 defines the vacuum package around a MEMS device 12. Although the present embodiment is discussed in terms of one MEMS device 12, or micro-device, per vacuum package, or vacuum cell, one or more micro-devices may be enclosed in a vacuum cell depending on the requirements, function, and design of the resulting device.

Referring to FIGURE 3, a single MEMS device 12 is illustrated to more completely show the layout on device wafer 10. A lead 18 connects each bonding pad 14 to MEMS device 12. A space is left between MEMS device 12 and bonding pad 14 to form the device sealing ring 16. Note that lead 18 runs beneath fabrication layers to be built within device sealing ring 16. Since the device sealing ring 16 defines the area of the device wafer 10 within which a vacuum package will be formed, electrical connections are made to bonding pads 14 without affecting the vacuum seal existing around MEMS device 12.

Referring to FIGURE 4, there is illustrated an example of a single MEMS device 12 ready to be enclosed within a vacuum package. Device wafer 10 includes a layer of silicon dioxide 20 deposited or grown upon the

surface thereof prior to fabrication of MEMS device 12. A lead 18 on a side of the MEMS device 12 enables coupling to the bonding pads 14. Although the present embodiment is illustrated with leads on one side of MEMS device 12, leads 18 could exist on one or more sides of MEMS device 12. Sufficient space is provided between MEMS device 12 and bonding pads 14 to allow fabrication of sealing layers for the device sealing ring 16.

Bonding pad 14 may be comprised of any suitable metal or metals for making subsequent electrical connections. In one embodiment, the bonding pad 14 is comprised of a first layer of titanium, a second layer of palladium, and a final layer of gold. Since bonding pad 14 is deposited on lead 18, a solder base layer may not be needed for bonding pad 14. Bonding pads are fabricated along with the MEMS device 12 and are discussed here only for completeness. Bonding pads are not part of the vacuum packaging process.

Although the following will describe the formation of a sealing ring 16 surrounding a single MEMS device 12, all MEMS devices on device wafer 10 have sealing rings formed simultaneously. A dielectric layer 22 is formed as the first step of fabricating a device sealing ring 16 (not expressly shown) using integrated circuit fabrication techniques. Preferably, the dielectric layer 22 is composed of silicon nitride although any suitable dielectric may be used. Dielectric layer 22 provides electrical isolation for leads 18.

A solder adhesion surface 24 is fabricated on the dielectric layer 22 as the next step in completing the device sealing ring 16. Solder adhesion surface 24 is illustrated to be comprised of a first layer of titanium, a middle layer of palladium, and a third layer of gold.

However, there are many suitable metals or combination of metals available for use in fabricating the solder adhesion surface 24. Solder adhesion surface 24 may be deposited at the same time as bonding pads 14. Although device sealing ring 16 has been described as utilizing a heat activated solder, a compression seal, such as an indium compression seal, may be used. If a compression seal is used, then solder adhesion surface 24 is not formed on top of the dielectric layer 22. At this point, preparation of the sealing ring 16 on the device wafer 10 is complete. Every MEMS device 12 upon device wafer 10 now has a sealing ring 16 prepared to receive a heat activated solder sealed vacuum package lid.

Referring to FIGURE 5, there is illustrated a silicon lid wafer 30. Although the preferred embodiment utilizes a silicon wafer as a substrate for the lid wafer 30, any suitable substrate material may be used. Lid wafer 30 includes a plurality of lid sealing rings 32 corresponding in number to device sealing rings 16 on device wafer 10. Each of the lid sealing rings 32 is a mirror image of a device sealing ring 16 so that lid wafer 30 mates with device wafer 10. Cavities 34 and bonding pad channels 36 are etched in the lid wafer 30 using an appropriate process such as wet or dry etching. The etching process for cavities 34 and bonding pad channels 36 may include depositing a layer of silicon nitride and patterning the silicon nitride layer to form an appropriate etch mask. An orientation dependent etch, or other suitable process, is then used to form cavities 34 and bonding pad channels 36. The silicon nitride layer may be removed before depositing the seal rings 32. Each of the cavities 34 is surrounded by a lid sealing ring 32. The function of the cavities 34 is to provide

increased volume for a vacuum packaged MEMS device 12. As discussed below, the increased volume for the vacuum packaged MEMS device 12 provides for a higher vacuum level within the vacuum cell. Cavities 34 may be optional in some embodiments of the present invention that do not require a high vacuum. The function of the bonding pad channel 36 is to provide clearance over bonding pads 14 so that a dicing saw, etching process, or other suitable process may be used in a later step to open the lid wafer to expose the bonding pads for device testing before dicing of the wafer.

Referring to FIGURE 6, there is illustrated a cross section of a portion of lid wafer 30. Lid sealing rings 32 are fabricated on the lid wafer 30 to mate with device sealing rings 16 on the device wafer 10. An etching process, or other suitable process, is used to etch the surface of lid wafer 30 creating cavities 34 and bonding pad channels 36. The etching process creates a cavity 34 on lid wafer 30 corresponding to each MEMS device 12 on device wafer 10 and a bonding pad channel 36 in lid wafer 30 corresponding to each row of bonding pads 14 on device wafer 10.

An alternate process of patterning the lid wafer 30 includes forming a window wafer which is then bonded to the lid wafer. The window wafer may be formed by completely etching cavities 34 and bonding pad channels 36 through a wafer that is then bonded to an unetched lid wafer 30. This process provides smooth surfaces within cavities 34 and bonding pad channels 36 when bonded to the lid wafer 30.

Another alternate process of patterning lid wafer 30 includes etching the entire surface of the lid wafer leaving lid sealing rings 32 raised above the surface.

The complete surface of lid wafer 30 except lid sealing rings 32 would be etched to a predetermined depth.

An optical coating may be necessary on the surface of the lid wafer 30 for optimal performance of MEMS device 12. If MEMS device 12 is an infrared detector or other optical device, an anti-reflective coating 35 is applied to the outer surface of lid wafer 30. In addition, the cavities 34 in lid wafer 30 may be coated with an anti-reflective coating 37.

Cavities 34 represent areas of the lid wafer 30 directly above MEMS device 12 when fabrication is complete thus creating a package for MEMS device 12. Cavities 34 may be on the order of 0.5 to 0.75 millimeter deep. By etching cavities in the lid wafer 30 corresponding to the area above the individual MEMS devices 12, a smaller surface to volume ratio is obtained for the interior of the individual packages created by the mating of lid wafer 30 with device wafer 10. This smaller surface to volume ratio results in a lower internal pressure within a vacuum packaged MEMS device 12. Since pressure is proportional to the number of molecules per unit of volume, for a given number of molecules, increasing the volume necessarily reduces the pressure.

After the lid wafer 30 has been formed, a solder adhesion surface 38 is deposited to form lid sealing rings 32. As previously noted, solder adhesion surface 38 is not needed if an attachment method is used other than heat activated solder. In the preferred embodiment, heat activated solder is used and, therefore, lid solder adhesion surface 38 is deposited to form lid sealing rings 32. Lid solder adhesion surface 38 is comprised of any combination of metal or metal alloys that will

provide a surface wettable by the solder, and a secure attachment to device wafer 10. Preferably, the lid solder adhesion surface 38 is comprised of a first layer of titanium, followed by a middle layer of palladium, and an outer layer of gold.

A solder layer 40 is deposited on lid solder adhesion surface 38. If a sealing method other than heat activated solder is used, the solder layer 40 is replaced by a material necessary to obtain a vacuum tight seal.

In an alternative embodiment, an indium compression seal is used. However, in the preferred embodiment, a heat activated solder layer 40 is used. Solder layer 40 may be deposited through traditional integrated circuit fabrication techniques or other suitable deposition processes. For example, lid wafer 30 is electroplated resulting in solder layer 40 being deposited upon lid solder adhesion surface 38. Another method of depositing solder layer 40 includes using electroless plating.

Another method of depositing solder layer 40 includes using vacuum deposition. Yet another method of depositing solder layer 40 includes using a preformed, prepunched solder layer which is aligned over lid solder adhesion surfaces 38 and attached thereto. Any suitable method of attachment may be used including spot welding the preformed, prepunched solder layer to lid solder adhesion surfaces 38. In yet another method of depositing solder layer 40, a solder ball method could be used to deposit solder layer 40. The solder ball method includes creating a template with a plurality of discrete holes where solder would be deposited. The template, with solder balls in the holes, is then aligned and placed on lid wafer 30. The solder balls are then released from the template and attached to lid solder

adhesion surfaces 38. When lid wafer 30 is heated to an appropriate level, the solder balls would melt and form a continuous solder layer 40. Solder layer 40 may be comprised of any appropriate material such as an indium compression seal, indium solder, metal solder, metal alloy solder, or solder balls. Although the preferred embodiment deposits solder layer 40 on lid solder adhesion surface 38, solder layer 40 could also be deposited on solder adhesion surface 24 on device wafer 10.

Referring to FIGURE 7, there is illustrated an assembly 50 including device wafer 10 and lid wafer 30 ready for final assembly before placement in a vacuum furnace (not expressly shown). To prepare the assembly 50 for placement in a vacuum furnace, the lid wafer 30 is placed in an assembly holder (not expressly shown) with the solder layer 40 facing up. Device wafer 10 is aligned over lid wafer 30 such that device sealing rings 16 are aligned over the corresponding lid sealing rings 32. If solder layer 40 is deposited on solder adhesion surface 24 on device wafer 10, the device wafer is placed in an assembly holder with the solder layer 40 facing up, and the lid wafer 30 is aligned over device wafer 10. Lid wafer 30 and device wafer 10 are held in alignment with a gap to allow outgassing of all surface areas. The gap may be on the order of two millimeters. Assembly 50 thus includes lid wafer 30 and device wafer 10 aligned in an assembly holder with a gap to allow outgassing. The gap provides for a more complete evacuation of each vacuum cell and, thus, a higher vacuum level in the resulting vacuum packaged MEMS devices 12.

Assembly 50 is placed in a vacuum furnace. The vacuum furnace is evacuated to a minimum pressure level

on the order of 2×10^{-7} torr. The vacuum furnace is then heated to a level just below the melting point of the solder layer 40. For example, if the melting point of the solder layer 40 is 280°C , the vacuum furnace is heated to approximately 275°C . The vacuum furnace temperature is dependent upon the melting point of solder layer 40. Assembly 50 is held in the vacuum furnace for a period sufficient to allow outgassing of all surfaces. This period may be on the order of several hours. The holding period is determined by the final vacuum pressure required within the vacuum packaged MEMS device.

After outgassing of all surfaces is complete, the vacuum furnace temperature is raised to the melting point of solder layer 40. When the solder layer 40 melts, a short period of time is allowed for outgassing of the solder and then device wafer 10 is brought into contact with lid wafer 30 creating a vacuum seal between lid sealing rings 32 and device sealing rings 16. Thus, all MEMS devices 12 on device wafer 10 are now enclosed within a vacuum package.

If sealing layer 40 is not heat activated, a vacuum chamber may be used in place of a vacuum furnace to provide the appropriate vacuum environment. In that situation, melting of solder layer 40 would not be necessary. An application of force may then be used to seal the device wafer 10 with the lid wafer 30.

When device wafer 10 is brought into contact with lid wafer 30, a non-uniform thickness of solder layer 40 may result. A non-uniform solder thickness could result in significant losses of vacuum packaged MEMS devices 12 due to breaches in solder layer 40 resulting in loss of vacuum within the vacuum cell. FIGURES 8, 9, and 10 illustrate solder thickness control for maintaining a

uniform solder thickness for all MEMS devices 12 on assembly 50. By maintaining a uniform solder thickness, proper vacuum seals and adequate vacuums will exist for each vacuum packaged MEMS device 12 on device wafer 10.

5 Referring to FIGURE 8, there is illustrated the lid wafer 30 after cavities 34 and bonding pad channels 36 have been etched leaving lid sealing rings 32 surrounding each cavity 34. As previously discussed, prior to etching of cavities 34 and bonding pad channels 36, a
10 layer of silicon nitride 102 is deposited on the surface of lid wafer 30 and patterned to form an etch mask. An orientation dependent etch, or other suitable process, is used to form cavities 34 and bonding pad channels 36 resulting in the configuration of lid wafer 30 shown in
15 FIGURE 8.

Referring to FIGURE 9, there is illustrated the lid wafer 30 having spacers 100 formed on the lid sealing rings 32. Silicon nitride layer 102 is patterned and etched using any suitable etching process to form small
20 islands of material defining the spacers 100. The small islands of silicon nitride 102 may be on the order of 20 microns in diameter. The number of islands of silicon nitride 102 formed on lid sealing rings 32 is determined to insure a minimum thickness of the solder layer 40 on
25 all lid sealing rings 32. Lid wafer 30 is then exposed to an orientation dependent etch, or any other suitable patterning technique, to form spacers 100 on lid sealing rings 32. The nitride on top of each spacer 100 may remain. However, the nitride layer may be removed if
30 necessary.

Referring to FIGURE 10, there is illustrated a portion of lid wafer 30 after it has been patterned and etched to form cavities 34, lid sealing rings 32 and

spacers 100. Cavity 34 is the deepest etched area on lid wafer 30. Above and surrounding cavity 34 is the lid sealing ring 32. On the top of lid sealing ring 32 are the spacers 100. The spacers 100 are intended to insure that a uniform thickness of solder will exist on lid sealing ring 32 after lid wafer 30 and device wafer 10 are mated. After spacers 100 have been formed on lid wafer 30, lid sealing rings 32 are prepared with a solder adhesion surface 38 and solder layer 40 as discussed with reference to FIGURE 6 and FIGURE 7. Spacers 100 are placed in lid sealing ring 32 to produce a uniform thickness of solder. Spacers 100 may be on the order of 5 to 20 microns high. Any suitable process may be used to form spacers 100 including attaching a small dot of material, such as silicon, to the surface of lid sealing ring 32 rather than etching the surface of lid sealing ring 32. Although the process of forming spacers 100 has been discussed in relation to vacuum packaging of MEMS devices 12, spacers 100 may be incorporated into any wafer level packaging process where a lid wafer is mated with a device wafer, regardless of the underlying components or devices.

When the heated assembly 50 cools, there is still a subsequent outgassing of the surfaces thereby raising the pressure level within the vacuum packaged MEMS device 12. In order to minimize subsequent outgassing of surfaces within vacuum packaged MEMS devices 12, assembly 50 is cooled at a rate to minimize subsequent outgassing of the surfaces while minimizing the potential of thermal stresses upon assembly 50. Thermal stresses could result in cracks thereby compromising the integrity of the vacuum package. By quickly cooling assembly 50, the desired vacuum (lowest) pressure level within vacuum

packaged MEMS devices 12 is achieved. In addition, as previously discussed, cavities 34 decrease the surface to volume ratio inside vacuum packaged MEMS device 12 resulting in decreased pressure. Cavities 34 make the vacuum packaged MEMS device 12 more tolerant to subsequent outgassing of surfaces within the package. In accordance with the present invention, pressure levels as low as 5 millitorr have been achieved although lower pressure levels are possible. By minimizing the vacuum pressure, performance of certain MEMS devices is maximized. For instance, infrared microbolometers require an operating pressure of less than 10 millitorr to minimize thermal transfer from the detector elements to the substrate or package walls.

Referring to FIGURE 11, probe channels 54 are formed in lid wafer 30 by removing the lid wafer 30 over bonding pad channel 36. After probe channels 54 have been formed in lid wafer 30, bonding pads 14 are accessible through the probe channels. Vacuum package areas 52 illustrate the areas between lid wafer 30 and device wafer 10 where a vacuum package exists. Within each vacuum package area 52 is one or more MEMS device 12. Probe channels 54 are preferably formed by sawing a channel through the lid wafer 30 over the previously etched bonding pad channels 36. Probe channels 54 may also be formed by an etching process or other suitable technique.

After probe channels 54 are formed in the lid wafer 30, bonding pads 14 are exposed. Bonding pads 14 can then be used to test each individual vacuum packaged MEMS device 12 on device wafer 10 using traditional integrated circuit bulk testing procedures which include probing each bonding pad 14. An important advantage of the present invention is that the vacuum packaged MEMS

devices 12 may be tested at the wafer level thus minimizing the cost of verifying the operational integrity of each individual vacuum packaged MEMS device 12.

5 After testing the MEMS devices 12, the device wafer 10 is diced by sawing through probe channels 54 between bonding pads 14. In addition, a dicing saw is run between all vacuum package areas 52. The dicing of assembly 50 may be accomplished by using traditional methods of dicing silicon wafers with completed
10 integrated circuits. By vacuum packaging MEMS devices 12 at the wafer level, traditional methods of handling integrated circuit devices may be used since the vacuum package provides protection to the delicate MEMS device
15 12.

 The completed die representing a vacuum packaged MEMS device 12 may be mounted by chip-on-board methods or injection molded into a plastic package. In addition, the completed die may be placed in a non-vacuum package
20 with other components.

 FIGURE 12 and FIGURE 13 illustrate an alternate embodiment of the present invention that enables a device wafer with MEMS devices to be mated with a lid wafer containing other semiconductor devices. After
25 fabrication of a Complementary Metal Oxide Semiconductor (CMOS), the CMOS circuitry generally cannot be exposed to temperatures above approximately 400° C. This temperature limitation may exist for certain other integrated circuit (IC) devices. Typical MEMS
30 fabrication techniques often use temperatures in excess of 400° C. Thus, when fabricating MEMS devices on a wafer with CMOS devices, the available MEMS fabrication techniques are severely limited. One solution to this

problem is to separately fabricate the MEMS device and the CMOS device so that the CMOS device is not exposed to temperatures above 400° C. A MEMS die and a CMOS die are then placed in a package and electrically connected.

5 This process requires expensive individual die handling.

In an alternate embodiment of the present invention, MEMS devices are fabricated on a device wafer and the CMOS devices are fabricated on a lid wafer. These wafers are then vacuum sealed together to produce a wafer with
10 many vacuum packaged MEMS/CMOS devices. One of the advantages of the alternate embodiment is that MEMS devices are produced without processing limitations. Another advantage is that wafer losses in MEMS device fabrication do not result in the loss of a fully
15 fabricated IC wafer. Since the alternate embodiment uses CMOS or other IC devices formed on a lid wafer, the alternate embodiment may not be suitable for use with MEMS devices requiring an optically transparent lid. An example of a MEMS device benefitting from the alternate
20 process is a mechanical MEMS device connected to a CMOS or other IC device to form a complete, operating device. Although the alternate embodiment will be discussed with a single MEMS device 12 and a single CMOS device vacuum packaged together, one or more MEMS devices 12 and one or
25 more CMOS devices could be incorporated into a single vacuum packaged die. In addition, wafer fabrication design may not require every MEMS device to be packaged with a CMOS device. For instance, one-half of the resulting dies may be MEMS only vacuum packaged devices
30 and the other half may be MEMS/CMOS vacuum packaged devices.

Referring to FIGURE 12, there is illustrated a portion of device wafer 10 having a MEMS device 12. A

typical device wafer 10 has many MEMS devices 12. One or more device mating pads 70 are coupled to MEMS device 12 through leads 72. Device mating pads 70 are used to provide an electrical connection between MEMS device 12 and a CMOS or other integrated circuit (IC) device on a lid wafer. Device mating pads 70 may be comprised of a solder adhesion surface as described with reference to bonding pads 14 and are located within the area bounded by device sealing ring 16 and, thus, within the resulting vacuum package. Device sealing ring 16 is prepared for mating with a lid sealing ring on a lid wafer 30 as previously described. Thus, device sealing ring 16 includes a solder adhesion surface deposited and formed thereon. Since the alternate embodiment does not utilize bonding pads coupled to MEMS device 12 for providing electrical connections to the completed vacuum packaged die, a dielectric layer is not necessary for device sealing ring 16. The area bounded by device sealing ring 16 represents the area inside a vacuum package. Note that empty space is left within the vacuum area to accommodate the CMOS or other IC device formed on lid wafer 30.

Referring to FIGURE 13, there is illustrated a portion of lid wafer 30 with a CMOS or other IC device 80 formed thereon. Lid wafer 30 may have many CMOS devices 80. Lid sealing ring 32 defines the area for forming lid solder adhesion surface 38 as previously described. One or more lid mating pads 82 are fabricated on the lid wafer 30. These lid mating pads 82 are a mirror image of device mating pads 70 so that when the device wafer 10 and the lid wafer 30 are properly aligned, device mating pads 70 and lid mating pads 82 will make contact thus providing electrical connections between MEMS device 12

and CMOS device 80. Lid mating pads 82 are connected to CMOS device 80 through leads 84. As described with reference to bonding pads 14, the lid mating pads 82 are comprised of a solder adhesion surface. For each CMOS device 80 on lid wafer 30, one or more package bonding pads 86 are connected to CMOS device 80 through leads 88. Note that leads 88 pass under the lid sealing ring 32. As previously described with reference to device sealing rings 16, the lid sealing ring 32 has a layer of silicon dioxide providing electrical insulation between leads 88 and the solder seal ring formed by device sealing ring 16 and lid sealing ring 32. Package bonding pads 86 provide the electrical connections for the resulting vacuum packaged device. As previously described, lid sealing ring 32 includes a layer of solder deposited on a lid solder adhesion surface. However, the solder layer could be deposited on either the properly prepared device sealing ring 16 or the properly prepared lid sealing ring 32.

A solder layer is also deposited on either device mating pads 70 or lid mating pads 82 so that a permanent electrical connection is made when device wafer 10 is mated with lid wafer 30. The solder may be any suitable metal or metal alloy. A lower vacuum in vacuum packaged MEMS device 12 may be expected for solder with a higher melting point since a more complete outgassing of package surface areas will occur. The vacuum within vacuum packaged MEMS device 12 is enhanced in the case of a solder with a low melting point by applying the solder to the lid wafer 30 and heating the device wafer 10 separately to a higher temperature than the solder melting point so as to obtain a more complete surface outgassing of device wafer 10. The desired vacuum level

within the completed vacuum packaged MEMS device 12 and the temperature tolerance of lid wafer 30 determine the type of solder to be used, the furnace temperatures, and the furnace vacuum level.

5 After MEMS devices 12 are fabricated on device wafer 10 and CMOS devices 80 are fabricated on lid wafer 30, the lid wafer is placed in an assembly holder and device wafer 10 is aligned over the lid wafer. If the mating process utilizes a furnace temperature that will not
10 damage CMOS devices 80 on lid wafer 30, the device wafer 10 and lid wafer 30 assembly are mated using the previously described process. If a furnace temperature will be utilized that may damage CMOS devices 80 on lid wafer 30, device wafer 10 may be separately heated.
15 Device wafer 10 is then brought into alignment with lid wafer 30 followed by contacting the two wafers in a vacuum environment to produce vacuum packaged MEMS devices 12. After the completed assembly is cooled, probe access channels are opened above package bonding
20 pads 86 (in this case, through device wafer 10) to allow testing of vacuum packaged MEMS devices 12 utilizing bulk IC testing procedures. After all dies on the completed assembly are tested, the completed assembly is diced into individual dies.

25 As in the preferred embodiment, if higher vacuum levels are required in vacuum packaged MEMS device 12, an area in device wafer 10 is etched to provide a cavity to increase the surface-to-volume ratio of the resulting vacuum package.

30 Referring to FIGURE 14, a flow chart illustrates the steps involved in vacuum packaging integrated circuit components during fabrication. At step 200, a plurality of MEMS devices 12 is formed on device wafer 10. The

method then proceeds to step 202 where a dielectric layer 22 is formed between the perimeter of each MEMS device 12 and associated bonding pads 14. Dielectric layer 22 forms a continuous ring surrounding MEMS device 12. A
5 dielectric layer inherent in the structure of the MEMS device 12 may also be used. The method then proceeds to step 204 where a sealing ring is formed on dielectric layer 22. Sealing ring 16 may include a lid solder
10 adhesion surface to facilitate the mating of the device wafer 10 with a lid wafer 30 using a heat activated solder. The method then proceeds to step 206 where a plurality of lid sealing rings 32 is formed corresponding in location and number to device sealing rings 16. The
15 method then proceeds to step 208 where a sealing layer is formed on each lid sealing ring 32. The sealing layer may be comprised of a heat activated solder, but may be composed of any appropriate sealing material. If MEMS device 12 has a support layer for any moving portions of
20 MEMS device 12, the support layer is removed with an appropriate process, such as an etch process, prior to proceeding to step 210.

The method then proceeds to step 210 where the device wafer 10 is aligned with the lid wafer 30. After alignment, each device sealing ring 16 is aligned with
25 its corresponding lid sealing ring 32. The method then proceeds to step 212 where the device wafer 10 is mated with the lid wafer 30 in a vacuum environment thus creating a plurality of vacuum packaged MEMS devices 12. The method then proceeds to step 214 where each vacuum
30 packaged MEMS device 12 is tested using traditional integrated circuit testing procedures. In order to facilitate testing, probe access channels are opened above bonding pads 14 coupled to vacuum packaged MEMS

devices 12. The method then proceeds to step 216 where the completed assembly 50 is diced using traditional integrated circuit dicing techniques.

5 Although the present invention has been described in detail, it should be understood that various changes, substitutions, and alterations may be made, without departing from the spirit and the scope of the present invention as defined by the claims.

WHAT IS CLAIMED IS:

1. A method for vacuum packaging MEMS devices, comprising:

forming on a device wafer a plurality of MEMS devices;

forming a plurality of first sealing rings surrounding both one of the plurality of MEMS devices and one or more mating pads selectively coupled to the MEMS device;

forming on a lid wafer a plurality of CMOS or other integrated circuit devices, each of the plurality of CMOS or other integrated circuit devices having one or more mating pads corresponding in position to the one or more mating pads selectively coupled to the MEMS device to enable selective electrical connection of the CMOS or other integrated circuit devices to selected MEMS devices;

forming on the lid wafer a plurality of second sealing rings, each of the plurality of second sealing rings surrounding one of the plurality of CMOS or other integrated circuit devices and the one or more mating pads of the CMOS or other integrated circuit devices, each of the plurality of second sealing rings positioned between the perimeter of the CMOS or other integrated circuit device and one or more bonding pads coupled to the CMOS or other integrated circuit device;

forming a sealing layer on either each of the plurality of first sealing rings or on each of the plurality of second sealing rings; and

mating the device wafer with the lid wafer in a vacuum environment to form a vacuum package within each of the plurality of first sealing rings and second sealing rings, each vacuum package enclosing one or more

of the plurality of MEMS devices and one or more of the CMOS or other integrated circuit devices.

5 2. The method of claim 1, wherein forming a plurality of first sealing rings comprises first forming a dielectric layer ring surrounding both one of the plurality of MEMS devices and one or more mating pads coupled to the MEMS device.

10 3. The method of claim 2, wherein forming a plurality of first sealing rings comprises forming a solder adhesion surface on each of the plurality of dielectric layer rings.

15 4. The method of claim 3, wherein forming a plurality of solder adhesion surfaces comprises:
 depositing a layer of titanium;
 depositing a layer of palladium on the layer of titanium; and
20 depositing a layer of gold on the layer of palladium.

 5. The method of claim 1, wherein mating the device wafer with the lid wafer comprises:
25 aligning the device wafer with the lid wafer to align the plurality of first sealing rings with the plurality of second sealing rings leaving a gap between the device wafer and the lid wafer;
 placing the aligned device wafer and lid wafer in a
30 vacuum furnace;
 generating a vacuum within the vacuum furnace;
 closing the gap between the device wafer and lid wafer thereby contacting the plurality of first sealing

5 rings with the plurality of second sealing rings creating a plurality of vacuum packages, each vacuum package enclosing one or more of the plurality of MEMS devices and one or more of the CMOS or other integrated circuit devices.

6. The method of claim 1, wherein mating the device wafer with the lid wafer comprises:

10 aligning the device wafer with the lid wafer to align the plurality of first sealing rings with the plurality of second sealing rings leaving a gap between the device wafer and the lid wafer;

placing the aligned device wafer and lid wafer in a vacuum furnace;

15 generating a vacuum within the vacuum furnace;

outgassing surface areas of the device wafer and lid wafer assembly by heating the vacuum furnace to a temperature sufficient to outgas the surface areas;

20 closing the gap between the device wafer and lid wafer thereby contacting the plurality of first sealing rings with the plurality of second sealing rings creating a plurality of vacuum packages, each vacuum package enclosing one or more of the plurality of MEMS devices and one or more of the CMOS or other integrated circuit devices; and

25 cooling the completed device wafer and lid wafer assembly at a rate determined to minimize subsequent outgassing of surfaces within the plurality of vacuum packages while minimizing thermal stresses on the plurality of vacuum packages.

30

7. The method of claim 1, wherein mating the device wafer with the lid wafer comprises:

aligning the device wafer with the lid wafer to align the plurality of first sealing rings with the plurality of second sealing rings leaving a gap between the device wafer and the lid wafer;

placing the aligned device wafer and lid wafer in a vacuum furnace;

heating and generating a vacuum within the vacuum furnace;

closing the gap between the device wafer and lid wafer thereby contacting the plurality of first sealing rings with the plurality of second sealing rings creating a plurality of vacuum packages, each vacuum package enclosing one or more of the plurality of MEMS devices and one or more of the CMOS or other integrated circuit devices; and

cooling the completed device wafer and lid wafer assembly at a rate determined to minimize subsequent outgassing of surfaces within the plurality of vacuum packages while minimizing thermal stresses on the plurality of vacuum packages.

8. The method of claim 1, wherein forming a sealing layer comprises forming an indium compression seal on each of the second sealing rings.

9. A method for vacuum packaging MEMS devices, comprising:

forming on a device wafer a plurality of MEMS devices;

5 forming a plurality of first sealing rings surrounding both one of the plurality of MEMS devices and one or more mating pads selectively coupled to the MEMS device;

10 forming on a lid wafer a plurality of integrated circuit devices, each of the plurality of CMOS or other integrated circuit devices having one or more mating pads corresponding in position to the one or more mating pads selectively coupled to the MEMS device to enable selective electrical connection of the integrated circuit devices to selected MEMS devices;

15 forming on the lid wafer a plurality of second sealing rings, each of the plurality of second sealing rings surrounding one of the plurality of CMOS or other integrated circuit devices and the one or more mating pads of the integrated circuit devices, each of the plurality of second sealing rings positioned between the perimeter of the integrated circuit device and one or more bonding pads coupled to the integrated circuit device;

20 forming a solder layer on either each of the plurality of first sealing rings or on each of the plurality of second sealing rings; and

25 mating the device wafer with the lid wafer in a vacuum environment to form a vacuum package within each of the plurality of first sealing rings and second sealing rings, each vacuum package enclosing one or more of the plurality of MEMS devices and one or more of the CMOS or other integrated circuit devices.

10. The method of claim 9, further comprising:
heating the solder layer prior to mating the device
wafer with the lid wafer.

5 11. The method of claim 9, wherein depositing a
solder layer comprises positioning a preform solder
pattern in alignment with either the plurality of first
sealing rings or the plurality of second sealing rings.

10 12. The method of claim 9, wherein depositing a
solder layer comprises electroplating a wafer to deposit
the solder layer.

15 13. The method of claim 9, wherein depositing a
solder layer comprises vacuum deposition of the solder
layer.

14. The method of claim 9, wherein depositing a
solder layer comprises electroless plating.

20

15. The method of claim 9, wherein forming a
plurality of second sealing rings comprises forming on a
lid wafer a plurality of solder adhesion surfaces
corresponding in number and location to the plurality of
25 first sealing rings.

16. The method of claim 1, further comprising:
coating the inner surface of the lid wafer within
each of the second sealing rings with an anti-reflective
30 coating; and
coating the outer surface of the lid wafer with an
anti-reflective coating.

17. The method of claim 1, further comprising:
forming one or more spacers on the plurality of
second sealing rings.

5 18. The method of claim 1, further comprising:
forming one or more bonding pad channels in the
device wafer corresponding in location to the bonding
pads on the lid wafer.

19. A method for vacuum packaging MEMS devices, comprising:

forming on a device wafer a plurality of MEMS devices;

5 forming a plurality of first sealing rings surrounding both one of the plurality of MEMS devices and one or more mating pads selectively coupled to the MEMS device;

10 forming on a lid wafer a plurality of CMOS or other integrated circuit devices; each of the plurality of CMOS or other integrated circuit devices having one or more mating pads corresponding in position to the one or more mating pads selectively coupled to the MEMS device to enable selective electrical connection of the CMOS or
15 other integrated circuit devices to selected MEMS devices;

forming on the lid wafer a plurality of second sealing rings, each of the plurality of second sealing rings surrounding one of the plurality of CMOS or other
20 integrated circuit devices and the one or more mating pads of the CMOS or other integrated circuit devices, each of the plurality of second sealing rings positioned between the perimeter of the CMOS or other integrated circuit device and one or more bonding pads coupled to
25 the CMOS or other integrated circuit device;

forming a sealing layer on either each of the plurality of first sealing rings or on each of the plurality of second sealing rings;

30 mating the device wafer with the lid wafer in a vacuum environment to form a vacuum package within each of the plurality of first sealing rings and second sealing rings, each vacuum package enclosing one or more

of the plurality of MEMS devices and one or more of the CMOS or other integrated circuit devices;

opening a plurality of probe access channels in the lid wafer following the formation of a plurality of vacuum packages, the plurality of probe access channels providing access to the bonding pads for testing of a plurality of vacuum packaged integrated circuit devices;

testing each of the plurality of vacuum packaged integrated circuit devices by probing the bonding pads coupled to each integrated circuit device; and

dicing the plurality of vacuum packaged integrated circuit devices following testing thereof.

20. The method of claim 19 further comprising:

forming a plurality of cavities on the lid wafer, each of the plurality of cavities formed within and surrounded by one of the plurality of second sealing rings, the cavities formed so as to not interfere with the CMOS or other integrated circuit devices and the one or more mating pads enclosed within each of the plurality of second sealing rings.

21. The method of claim 20, wherein forming a plurality of cavities comprises etching a plurality of pits in the lid wafer, each pit surrounded by one of the plurality of second sealing rings thereby leaving a cavity surrounded by one of the plurality of second sealing rings.

22. A vacuum package containing a MEMS device and one or more integrated circuit devices, comprising:

a MEMS device formed on a device wafer, the MEMS device having one or more associated device mating pads;

5 a sealing ring formed around the perimeter of the MEMS device and the one or more device mating pads associated with the MEMS device, the sealing ring surrounding the MEMS device and the device mating pads;

10 one or more integrated circuit devices formed on a lid wafer, the integrated circuit devices having one or more lid mating pads corresponding in number and location to the one or more device mating pads, the integrated circuit devices having one or more bonding pads; and

15 wherein the sealing ring seals the lid wafer to the device wafer providing a vacuum package enclosing the MEMS device and the one or more integrated circuit devices, each of the one or more device mating pads coupled to the corresponding one of the one or more lid mating pads, the bonding pads passing outside the
20 perimeter of the sealing ring.

23. The device of claim 22, further comprising:
one or more spacers formed on the sealing ring.

24. A method for vacuum packaging integrated circuit devices, comprising:

forming on a device wafer a plurality of integrated circuit devices;

5 forming a plurality of first sealing rings, each of the plurality of first sealing rings surrounding one or more integrated circuit devices, each first sealing ring positioned between the perimeter of the one or more integrated circuit devices and one or more bonding pads
10 coupled to each of the one or more integrated circuit devices;

forming on a lid wafer a plurality of second sealing rings corresponding in number and location to the plurality of first sealing rings;

15 forming a sealing layer on either each of the plurality of first sealing rings or each of the plurality of second sealing rings;

aligning the device wafer and the lid wafer such that each of the plurality of first sealing rings aligns
20 with the corresponding one of the plurality of second sealing rings leaving a gap between the device wafer and the lid wafer; and

25 mating the device wafer with the lid wafer in a vacuum environment to form a vacuum package within each of the plurality of first sealing rings and second sealing rings, each vacuum package enclosing one or more of the plurality of integrated circuit devices.

25. The method of claim 24, further comprising:

30 forming a plurality of cavities on the lid wafer, each of the plurality of cavities formed within and surrounded by one of the plurality of second sealing rings.

26. The method of claim 25, wherein the step of forming a plurality of cavities includes etching a plurality of pits in the lid wafer, each pit surrounded by one of the plurality of second sealing rings thereby leaving a cavity surrounded by one of the plurality of second sealing rings.

27. The method of claim 25, wherein the step of forming a plurality of cavities includes:
10 etching a plurality of holes in a window wafer corresponding to the plurality of integrated circuit devices; and

15 bonding the window wafer to the lid wafer thereby creating a plurality of cavities corresponding to the plurality of integrated circuit devices.

28. The method of claim 24, wherein the step of mating the device wafer with the lid wafer includes:

20 placing the aligned device wafer and lid wafer in a vacuum chamber;

generating a vacuum within the vacuum chamber; and
closing the gap between the device wafer and lid wafer thereby contacting the plurality of first sealing rings with the plurality of second sealing rings creating
25 a plurality of vacuum packages, each vacuum package enclosing one or more of the plurality of integrated circuit devices.

29. The method of claim 24, wherein the step of
30 mating the device wafer with the lid wafer includes:

placing the aligned device wafer and lid wafer in a vacuum furnace;

generating a vacuum within the vacuum furnace;

outgassing surface areas of the device wafer and the lid wafer by heating the vacuum furnace to a temperature sufficient to outgas the surface areas;

5 closing the gap between the device wafer and lid wafer thereby contacting the plurality of first sealing rings with the plurality of second sealing rings creating a plurality of vacuum packages, each vacuum package enclosing one or more of the plurality of integrated circuit devices; and

10 cooling the device wafer and lid wafer assembly after closing the gap at a rate determined to minimize subsequent outgassing of surfaces within the plurality of vacuum packages while minimizing thermal stresses on the plurality of vacuum packages.

15 30. The method of claim 24, wherein the step of forming a sealing layer includes forming an indium compression seal on each of the second sealing rings.

20 31. The method of claim 24, wherein the step of forming a plurality of first sealing rings includes first forming a plurality of dielectric layer rings, each of the plurality of dielectric layer rings surrounding one or more integrated circuit devices, each dielectric layer
25 ring positioned between the perimeter of the one or more integrated circuit device and one or more bonding pads coupled to each of the one or more integrated circuit devices.

32. The method of claim 24, further comprising:
coating the inner surface of the lid wafer within
each of the second sealing rings with an anti-reflective
coating; and

5 coating the outer surface of the lid wafer with an
anti-reflective coating.

33. The method of claim 24, further comprising:
forming one or more spacers on the plurality of
10 second sealing rings.

34. The method of claim 24, further comprising:
forming one or more bonding pad channels in the lid
wafer corresponding in location to the bonding pads on
15 the device wafer.

35. The method of claim 24, further comprising:
opening a plurality of probe access channels in the
lid wafer following the formation of a plurality of
20 vacuum packages, the plurality of probe access channels
providing access to the bonding pads for testing of a
plurality of vacuum packaged integrated circuit devices;
testing each of the plurality of vacuum packaged
integrated circuit devices by probing the bonding pads
25 coupled to each integrated circuit device; and
dicing the plurality of vacuum packaged integrated
circuit devices following testing thereof.

36. A method for vacuum packaging integrated circuit devices, comprising:

forming on a device wafer a plurality of integrated circuit devices;

5 forming a plurality of first sealing rings, each of the plurality of first sealing rings surrounding one or more integrated circuit devices, each first sealing ring positioned between the perimeter of the one or more integrated circuit device and one or more bonding pads
10 coupled to each of the one or more integrated circuit devices;

forming on a lid wafer a plurality of second sealing rings corresponding in number and location to the plurality of first sealing rings;

15 depositing a solder layer on either each of the plurality of first sealing rings or each of the plurality of second sealing rings;

aligning the device wafer and the lid wafer such that each of the plurality of first sealing rings aligns
20 with the corresponding one of the plurality of second sealing rings leaving a gap between the device wafer and the lid wafer; and

25 mating the device wafer with the lid wafer in a vacuum environment to form a plurality of vacuum packages, each vacuum package enclosing one or more of the plurality of integrated circuit devices.

37. The method of claim 36, further comprising:

30 heating the solder layer prior to mating the device wafer with the lid wafer.

38. The method of claim 36, wherein depositing a solder layer comprises positioning a preform solder pattern on the lid wafer in alignment with either the plurality of first sealing rings or the plurality of second sealing rings.

39. The method of claim 36, wherein depositing a solder layer comprises electroplating the lid wafer to deposit the solder layer.

40. The method of claim 36, wherein depositing a solder layer comprises vacuum deposition of the solder layer.

41. The method of claim 36, wherein depositing a solder layer comprises electroless plating.

42. A method for vacuum packaging integrated circuit devices, comprising:

forming on a device wafer a plurality of integrated circuit devices;

5 forming a plurality of first sealing rings, each of the plurality of first sealing rings surrounding one or more integrated circuit devices, each first sealing ring positioned between the perimeter of the one or more integrated circuit device and one or more bonding pads
10 coupled to each of the one or more integrated circuit devices;

forming on a lid wafer a plurality of second sealing rings corresponding in number and location to the plurality of first sealing rings;

15 forming a solder layer on either each of the plurality of first sealing rings or each of the plurality of second sealing rings;

aligning the device wafer and the lid wafer such that each of the plurality of first sealing rings aligns
20 with the corresponding one of the plurality of second sealing rings leaving a gap between the device wafer and the lid wafer; and

25 mating the device wafer with the lid wafer in a vacuum environment to form a plurality of vacuum packages, each vacuum package enclosing one or more of the plurality of integrated circuit devices.

43. The method of claim 42, wherein forming a plurality of first sealing rings comprises forming a
30 solder adhesion surface on each of the plurality of first sealing rings.

44. The method of claim 43, wherein forming a solder adhesion surface comprises:
depositing a layer of titanium;
depositing a layer of palladium on the layer of
5 titanium; and
depositing a layer of gold on the layer of
palladium.

45. The method of claim 42, wherein forming a
10 plurality of second sealing rings comprises forming on a
lid wafer a plurality of solder adhesion surfaces
corresponding in number and location to the plurality of
first sealing rings.

46. The method of claim 45, wherein forming a
15 plurality of solder adhesion surfaces comprises:
depositing a layer of titanium;
depositing a layer of palladium on the layer of
titanium; and
20 depositing a layer of gold on from the layer of
palladium.

47. A vacuum package containing one or more integrated circuit devices, comprising:

one or more integrated circuit devices formed on device wafer, said devices having one or more associated bonding pads;

a sealing ring formed on the device wafer between the perimeter of the one or more integrated circuit devices and the one or more bonding pads coupled to the one or more integrated circuit devices; and

a vacuum package lid sealed to the sealing ring, the vacuum package lid providing a vacuum cell for the one or more integrated circuit devices.

48. The vacuum package of claim 47, further comprising:

one or more spacers formed on the sealing ring.

49. The vacuum package of claim 47, wherein the vacuum package lid includes a cavity formed therein and operable to increase the volume of the vacuum cell thereby decreasing the pressure level within the vacuum cell.

50. A vacuum package for integrated circuit devices, comprising:

5 a sealing ring having one or more spacers, the sealing ring in a designated area on a substrate material, the sealing ring surrounding one or more integrated circuit devices; and

a sealing layer on the sealing ring.

10 51. The vacuum package of claim 50, further comprising:

a dielectric layer formed on the area designated as the sealing ring.

15 52. The vacuum package of claim 50, wherein the one or more spacers comprise silicon nitride.

53. The vacuum package of claim 50, wherein the one or more spacers are formed from the substrate material.

20 54. The vacuum package of claim 50, wherein the sealing layer comprises an indium compression seal.

55. The vacuum package of claim 50, wherein the sealing layer comprises a solder layer.

1/6

FIG. 1





FIG. 2






FIG. 3







FIG. 4

FIG. 5








FIG. 8




FIG. 9

5/6

FIG. 10





FIG. 11






FIG. 12

6/6



THIS PAGE BLANK (USPTO)

PAGE 1 OF 1
THIS PAGE BLANK

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
9 August 2001 (09.08.2001)

PCT

(10) International Publication Number
WO 01/56921 A3

(51) International Patent Classification⁷: **B81B 7/00**

(21) International Application Number: PCT/US01/03371

(22) International Filing Date: 1 February 2001 (01.02.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/496,820 2 February 2000 (02.02.2000) US
09/496,826 2 February 2000 (02.02.2000) US

(71) Applicant: RAYTHEON COMPANY [US/US]; 141
Spring Street, Lexington, MA 02421 (US).

(72) Inventors: GOOCH, Roland, W.; 6936 Sedgwick, Dal-
las, TX 75231 (US). SCHIMERT, Thomas, R.; 911 Slip-
pery Elm, Ovilla, TX 75154 (US).

(74) Agent: MEIER, Harold, E.; Baker Botts L.L.P., 2001
Ross Avenue, Dallas, TX 75201-2980 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ,
DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR,
HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR,
LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ,
NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM,
TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian
patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European
patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,
IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF,
CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).


Published:

— with international search report

(88) Date of publication of the international search report:
7 March 2002

For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.

(54) Title: VACUUM PACKAGE FABRICATION OF MICROELECTROMECHANICAL SYSTEM DEVICES WITH
INTEGRATED CIRCUIT COMPONENTS



(57) Abstract: A method for vacuum packaging MEMS devices is provided that comprises forming a plurality of MEMS devices (12) on a device wafer (10). A first sealing ring (16) is formed surrounding one of the MEMS devices (12) and any associated mating pads (70). A plurality of integrated circuit devices (80) is formed on a lid wafer (30) where each integrated circuit device (80) has one or more associated mating pads (82) and one or more associated bonding pads (86). A plurality of second sealing rings (32) is formed on the lid wafer (30) where each of the second sealing rings (32) surrounds one of the integrated circuit devices (80) and any associated bonding pads (82). The second sealing ring (32) is positioned between the perimeter of the integrated circuit device (80) and the associated bonding pads (86). A sealing layer is formed on either each first sealing ring (16) or each second sealing ring (32). The device wafer (10) is mated with the lid wafer (30) in a vacuum environment to form a plurality of vacuum packages where each vacuum package encloses one or more of the MEMS devices (12) and one or more of the integrated circuit devices (80).

WO 01/56921 A3

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 01/03371

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 B81B7/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 B81B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC, COMPENDEX

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 951 069 A (IMEC INTER UNI MICRO ELECTR ;CP CLARE CORP (US)) 20 October 1999 (1999-10-20) figures 1-8,16 paragraphs '0039!-'0048! , '0058!-'0061!	22,23, 47-50,55
A		1,5,7,9, 11,15, 17,19, 24,28, 33,36, 38, 42-46, 51-54

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *Z* document member of the same patent family

Date of the actual completion of the international search

28 September 2001

Date of mailing of the international search report

09/10/2001

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Polesello, P

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 01/03371

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X A	WO 99 50905 A (HONEYWELL INC) 7 October 1999 (1999-10-07) figures 1-6 page 2, line 19 -page 5, line 30	24-26, 28,29, 32,33, 36,38, 40,42, 43,45, 47-51,55 1,5-7,9, 13,16, 17, 19-23, 27,30, 31,34, 35,37, 39,41, 44,46, 52-54
X A	EP 0 828 346 A (HARRIS CORP) 11 March 1998 (1998-03-11) figures 5,6,9,11 column 1, line 56 -column 2, line 27 column 4, line 20 - line 57 column 5, line 37 -column 6, line 6	24-26, 31,35, 47,49 1-23, 27-30, 32-34, 36-46, 48,50-55
X A	FR 2 780 200 A (COMMISSARIAT ENERGIE ATOMIQUE) 24 December 1999 (1999-12-24) figures 5-9 page 5, line 25 -page 7, line 25 page 8, line 14 - line 25 page 9, line 32 -page 14, line 22	47,48, 50,55 1-7, 9-15, 17-19, 22-24, 28,34, 36-46, 49,51-54

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 01/03371

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0951069	A	20-10-1999	EP 0951068 A1	20-10-1999
			EP 0951069 A1	20-10-1999
			JP 2000141300 A	23-05-2000
WO 9950905	A	07-10-1999	EP 1068638 A1	17-01-2001
			WO 9950905 A1	07-10-1999
EP 0828346	A	11-03-1998	US 5798557 A	25-08-1998
			EP 0828346 A2	11-03-1998
			JP 10098121 A	14-04-1998
			US 5915168 A	22-06-1999
FR 2780200	A	24-12-1999	FR 2780200 A1	24-12-1999
			EP 1090419 A1	11-04-2001
			WO 9967818 A1	29-12-1999

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☒ **BLACK BORDERS**

☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**

☒ **FADED TEXT OR DRAWING**

☒ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**

☐ **SKEWED/SLANTED IMAGES**

☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**

☐ **GRAY SCALE DOCUMENTS**

☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**

☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**

☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)